pl011: Make memory reads and writes 32-bits
This commit is contained in:
@@ -162,8 +162,8 @@ public:
|
|||||||
void FlushRx();
|
void FlushRx();
|
||||||
|
|
||||||
private:
|
private:
|
||||||
void WriteUart(uint32 reg, unsigned char data);
|
void WriteUart(uint32 reg, uint32 data);
|
||||||
unsigned char ReadUart(uint32 reg);
|
uint32 ReadUart(uint32 reg);
|
||||||
|
|
||||||
bool fUARTEnabled;
|
bool fUARTEnabled;
|
||||||
addr_t fUARTBase;
|
addr_t fUARTBase;
|
||||||
|
|||||||
@@ -63,16 +63,16 @@ UartPL011::~UartPL011()
|
|||||||
|
|
||||||
|
|
||||||
void
|
void
|
||||||
UartPL011::WriteUart(uint32 reg, unsigned char data)
|
UartPL011::WriteUart(uint32 reg, uint32 data)
|
||||||
{
|
{
|
||||||
*(volatile unsigned char *)(fUARTBase + reg) = data;
|
*(volatile uint32*)(fUARTBase + reg) = data;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
||||||
unsigned char
|
uint32
|
||||||
UartPL011::ReadUart(uint32 reg)
|
UartPL011::ReadUart(uint32 reg)
|
||||||
{
|
{
|
||||||
return *(volatile unsigned char *)(fUARTBase + reg);
|
return *(volatile uint32*)(fUARTBase + reg);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
||||||
|
|||||||
Reference in New Issue
Block a user