radeon_hd: Drop dp config array from dp_info
* Caching these values could result in missed state changes. * We may want to re-implement later. * Highlights that all DP AUX communication is broken during my testing.
This commit is contained in:
@@ -19,10 +19,9 @@ typedef struct {
|
||||
// Required configuration
|
||||
bool valid; // Is valid DP information
|
||||
uint32 auxPin; // Normally GPIO pin on GPU
|
||||
uint8 revision; // DP Revision from DPCD
|
||||
|
||||
uint8 config[DP_DPCD_SIZE]; // DP Configuration Data
|
||||
int laneCount;
|
||||
|
||||
uint32 linkRate; // DP Link Speed 162000, 270000, 540000
|
||||
|
||||
// Internal State information
|
||||
@@ -45,9 +44,6 @@ typedef struct {
|
||||
uint32 dp_encode_link_rate(uint32 linkRate);
|
||||
uint32 dp_decode_link_rate(uint32 rawLinkRate);
|
||||
|
||||
uint32 dp_get_lane_count_max(dp_info* dpInfo);
|
||||
uint32 dp_get_link_rate_max(dp_info* dpInfo);
|
||||
|
||||
uint32 dp_get_pixel_clock_max(int linkRate, int laneCount, int bpp);
|
||||
|
||||
|
||||
|
||||
@@ -42,6 +42,7 @@
|
||||
#define DP_DPCD_REV_MAJOR_MASK (15 << 4) // Int
|
||||
#define DP_DPCD_REV_10 0x0010 // Value
|
||||
#define DP_DPCD_REV_11 0x0011 // Value
|
||||
#define DP_DPCD_REV_12 0x0012 // Value
|
||||
// DP Maximum Link Rate (0x1)
|
||||
#define DP_MAX_LINK_RATE 0x0001 // Reg
|
||||
// Use DP_LINK_RATE_* for speed.
|
||||
|
||||
Reference in New Issue
Block a user