intel_extreme: Sandy/IvyBridge fix 4 lanes DP detect, fully pgm eDP link
This commit is contained in:
@@ -861,7 +861,11 @@ struct intel_free_graphics_memory {
|
||||
#define INTEL_DISP_PORT_WIDTH_MASK (7 << INTEL_DISP_PORT_WIDTH_SHIFT)
|
||||
#define INTEL_DISP_PORT_WIDTH_1 0
|
||||
#define INTEL_DISP_PORT_WIDTH_2 1
|
||||
#define INTEL_DISP_PORT_WIDTH_4 2
|
||||
#define INTEL_DISP_PORT_WIDTH_4 3
|
||||
#define INTEL_DISP_EDP_PLL_FREQ_SHIFT 16
|
||||
#define INTEL_DISP_EDP_PLL_FREQ_MASK (3 << INTEL_DISP_EDP_PLL_FREQ_SHIFT)
|
||||
#define INTEL_DISP_EDP_PLL_FREQ_270 0
|
||||
#define INTEL_DISP_EDP_PLL_FREQ_162 1
|
||||
|
||||
#define INTEL_TRANSCODER_A_DP_CTL (0x0300 | REGS_SOUTH_TRANSCODER_PORT)
|
||||
#define INTEL_TRANSCODER_B_DP_CTL (0x1300 | REGS_SOUTH_TRANSCODER_PORT)
|
||||
|
||||
Reference in New Issue
Block a user