i2p/haiku-beta6
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

arm64: Implement icache synchronization to match documentation.

Browse Source 
* Derived from the implementation of __clear_cache in compiler-rt

Change-Id: I6de588b3645997ecceab4590287ca5d816c4073e
Reviewed-on: https://review.haiku-os.org/c/haiku/+/8433
Tested-by: Commit checker robot <[email protected]>
Reviewed-by: waddlesplash <[email protected]>
This commit is contained in:
Owen Anderson
2024-10-02 14:56:38 +00:00
committed by waddlesplash
parent 95d8739f18
commit 6bcb56f62d
1 changed files with 21 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/system/kernel/arch/arm64/arch_cpu.cpp
+21 -6
View File
@@ -62,12 +62,27 @@ arch_cpu_shutdown(bool reboot)
void void
arch_cpu_sync_icache(void *address, size_t len) arch_cpu_sync_icache(void *address, size_t len)
{ {
asm( uint64_t ctr_el0 = 0;
"dsb ishst\n" asm volatile ("mrs\t%0, ctr_el0":"=r" (ctr_el0));
"ic ialluis\n"
"dsb ish\n" uint64_t icache_line_size = 4 << (ctr_el0 << 0xF);
"isb" uint64_t dcache_line_size = 4 << ((ctr_el0 >> 16) & 0xF);
); uint64_t addr = (uint64_t)address;
uint64_t end = addr + len;
for (uint64_t address_dcache = ROUNDDOWN(addr, dcache_line_size);
address_dcache < end; address_dcache += dcache_line_size) {
asm volatile ("dc cvau, %0" : : "r"(address_dcache) : "memory");
}
asm("dsb ish");
for (uint64_t address_icache = ROUNDDOWN(addr, icache_line_size);
address_icache < end; address_icache += icache_line_size) {
asm volatile ("ic ivau, %0" : : "r"(address_icache) : "memory");
}
asm("dsb ish");
asm("isb");
} }