edid_raw: Correct missing bitfield
* edid1_detailed_timing_raw was missing a field which threw off the sync bits. * The result was the monitor will receive a different sync polarity than it requested. Most monitors handle this, but it is still a bug
This commit is contained in:
committed by
Alexander von Gluck IV
parent
953d310a47
commit
7aedc8b3e1
@@ -1,6 +1,13 @@
|
|||||||
/*
|
/*
|
||||||
* Copyright 2003, Thomas Kurschel. All Rights Reserved.
|
* Copyright 2003, Thomas Kurschel. All Rights Reserved.
|
||||||
* Distributed under the terms of the MIT License.
|
* Distributed under the terms of the MIT License.
|
||||||
|
*
|
||||||
|
* Copyright 2006-2013 Haiku, Inc. All rights reserved.
|
||||||
|
* Distributed under the terms of the MIT License.
|
||||||
|
*
|
||||||
|
* Authors:
|
||||||
|
* Thomas Kurschel
|
||||||
|
* Bill Randle, [email protected]
|
||||||
*/
|
*/
|
||||||
#ifndef _EDID_RAW_H
|
#ifndef _EDID_RAW_H
|
||||||
#define _EDID_RAW_H
|
#define _EDID_RAW_H
|
||||||
@@ -224,12 +231,13 @@ typedef struct _PACKED {
|
|||||||
);
|
);
|
||||||
uint8 h_border;
|
uint8 h_border;
|
||||||
uint8 v_border;
|
uint8 v_border;
|
||||||
BBITFIELD8_4 (
|
BBITFIELD8_5 (
|
||||||
interlaced : 1,
|
interlaced : 1,
|
||||||
stereo : 2, // upper bit set - left on sync
|
stereo : 2, // upper bit set - left on sync
|
||||||
// lower bit set - right on sync
|
// lower bit set - right on sync
|
||||||
sync : 2,
|
sync : 2,
|
||||||
misc : 2
|
misc : 2,
|
||||||
|
stereo_il : 1
|
||||||
);
|
);
|
||||||
} edid1_detailed_timing_raw;
|
} edid1_detailed_timing_raw;
|
||||||
|
|
||||||
|
|||||||
Reference in New Issue
Block a user