XHCI USB: Add port routing for Intel WildcaPoint USB device.
* from FreeBSD.
This commit is contained in:
@@ -244,7 +244,8 @@ XHCI::XHCI(pci_info *info, Stack *stack)
|
|||||||
&& (fPCIInfo->device_id == PCI_DEVICE_INTEL_PANTHER_POINT_XHCI
|
&& (fPCIInfo->device_id == PCI_DEVICE_INTEL_PANTHER_POINT_XHCI
|
||||||
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_LYNX_POINT_XHCI
|
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_LYNX_POINT_XHCI
|
||||||
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_LYNX_POINT_LP_XHCI
|
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_LYNX_POINT_LP_XHCI
|
||||||
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_BAYTRAIL_XHCI)) {
|
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_BAYTRAIL_XHCI
|
||||||
|
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_WILDCAT_POINT_XHCI)) {
|
||||||
|
|
||||||
TRACE("Intel xHC Controller\n");
|
TRACE("Intel xHC Controller\n");
|
||||||
TRACE("Looking for EHCI owned ports\n");
|
TRACE("Looking for EHCI owned ports\n");
|
||||||
@@ -508,7 +509,8 @@ XHCI::Start()
|
|||||||
&& (fPCIInfo->device_id == PCI_DEVICE_INTEL_PANTHER_POINT_XHCI
|
&& (fPCIInfo->device_id == PCI_DEVICE_INTEL_PANTHER_POINT_XHCI
|
||||||
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_LYNX_POINT_XHCI
|
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_LYNX_POINT_XHCI
|
||||||
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_LYNX_POINT_LP_XHCI
|
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_LYNX_POINT_LP_XHCI
|
||||||
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_BAYTRAIL_XHCI)) {
|
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_BAYTRAIL_XHCI
|
||||||
|
|| fPCIInfo->device_id == PCI_DEVICE_INTEL_WILDCAT_POINT_XHCI)) {
|
||||||
WriteRunReg32(XHCI_IMOD(0), 0x000003f8); // 4000 irq/s
|
WriteRunReg32(XHCI_IMOD(0), 0x000003f8); // 4000 irq/s
|
||||||
} else {
|
} else {
|
||||||
WriteRunReg32(XHCI_IMOD(0), 0x000001f4); // 8000 irq/s
|
WriteRunReg32(XHCI_IMOD(0), 0x000001f4); // 8000 irq/s
|
||||||
|
|||||||
@@ -16,6 +16,7 @@
|
|||||||
#define PCI_DEVICE_INTEL_LYNX_POINT_XHCI 0x8c31
|
#define PCI_DEVICE_INTEL_LYNX_POINT_XHCI 0x8c31
|
||||||
#define PCI_DEVICE_INTEL_LYNX_POINT_LP_XHCI 0x9c31
|
#define PCI_DEVICE_INTEL_LYNX_POINT_LP_XHCI 0x9c31
|
||||||
#define PCI_DEVICE_INTEL_BAYTRAIL_XHCI 0x0f35
|
#define PCI_DEVICE_INTEL_BAYTRAIL_XHCI 0x0f35
|
||||||
|
#define PCI_DEVICE_INTEL_WILDCAT_POINT_XHCI 0x8cb1
|
||||||
|
|
||||||
// Intel quirks registers in PCI config
|
// Intel quirks registers in PCI config
|
||||||
#define XHCI_INTEL_USB3PRM 0xdc // USB 3.0 Port Routing Mask
|
#define XHCI_INTEL_USB3PRM 0xdc // USB 3.0 Port Routing Mask
|
||||||
|
|||||||
Reference in New Issue
Block a user