radeon_hd: Start work on proper DP link training
* The AtomBIOS timeout fix has made my DP bridge stop working * The current DisplayPort code is a little lacking on DP link training... I think thats the cause. * This puts the first steps towards DP training in place. * I plan on trying to make some of this DP stuff common accelerant stuff after it works.
This commit is contained in:
@@ -136,6 +136,7 @@
|
||||
#define DP_INTERLANE_ALIGN_DONE (1 << 0)
|
||||
#define DP_DOWNSTREAM_PORT_STATUS_CHANGED (1 << 6)
|
||||
#define DP_LINK_STATUS_UPDATED (1 << 7)
|
||||
#define DP_LINK_STATUS_SIZE 6
|
||||
|
||||
#define DP_SINK_STATUS 0x205
|
||||
|
||||
|
||||
Reference in New Issue
Block a user