another panel modeline update
git-svn-id: file:///srv/svn/repos/haiku/trunk/current@7434 a95241bf-73f2-0310-859d-f6bbb57e9c96
This commit is contained in:
@@ -131,8 +131,8 @@ status_t nv_crtc_set_timing(display_mode target)
|
|||||||
target.timing.h_display)) & 0xfff8;
|
target.timing.h_display)) & 0xfff8;
|
||||||
|
|
||||||
target.timing.h_total =
|
target.timing.h_total =
|
||||||
((uint16)((p1.timing.h_total / ((float)p1.timing.h_display)) *
|
(((uint16)((p1.timing.h_total / ((float)p1.timing.h_display)) *
|
||||||
target.timing.h_display)) & 0xfff8;
|
target.timing.h_display)) & 0xfff8) - 8;
|
||||||
|
|
||||||
if (target.timing.h_sync_start == target.timing.h_display)
|
if (target.timing.h_sync_start == target.timing.h_display)
|
||||||
target.timing.h_sync_start += 8;
|
target.timing.h_sync_start += 8;
|
||||||
|
|||||||
@@ -117,8 +117,8 @@ status_t nv_crtc2_set_timing(display_mode target)
|
|||||||
target.timing.h_display)) & 0xfff8;
|
target.timing.h_display)) & 0xfff8;
|
||||||
|
|
||||||
target.timing.h_total =
|
target.timing.h_total =
|
||||||
((uint16)((p2.timing.h_total / ((float)p2.timing.h_display)) *
|
(((uint16)((p2.timing.h_total / ((float)p2.timing.h_display)) *
|
||||||
target.timing.h_display)) & 0xfff8;
|
target.timing.h_display)) & 0xfff8) - 8;
|
||||||
|
|
||||||
if (target.timing.h_sync_start == target.timing.h_display)
|
if (target.timing.h_sync_start == target.timing.h_display)
|
||||||
target.timing.h_sync_start += 8;
|
target.timing.h_sync_start += 8;
|
||||||
|
|||||||
@@ -80,7 +80,7 @@ status_t nv_general_powerup()
|
|||||||
{
|
{
|
||||||
status_t status;
|
status_t status;
|
||||||
|
|
||||||
LOG(1,("POWERUP: nVidia (open)BeOS Accelerant 0.10-20 running.\n"));
|
LOG(1,("POWERUP: nVidia (open)BeOS Accelerant 0.10-21 running.\n"));
|
||||||
|
|
||||||
/* preset no laptop */
|
/* preset no laptop */
|
||||||
si->ps.laptop = false;
|
si->ps.laptop = false;
|
||||||
@@ -1033,7 +1033,7 @@ static status_t nv_general_bios_to_powergraphics()
|
|||||||
* bit 12: overlay engine (all cards),
|
* bit 12: overlay engine (all cards),
|
||||||
* bit 9: TVout chip #2 (confirmed on NV18, NV25, NV28),
|
* bit 9: TVout chip #2 (confirmed on NV18, NV25, NV28),
|
||||||
* bit 8: TVout chip #1 (all cards),
|
* bit 8: TVout chip #1 (all cards),
|
||||||
* bit 4: DDC channel (all cards) */
|
* bit 4: both I2C busses (all cards) */
|
||||||
NV_REG32(NV32_2FUNCSEL) &= ~0x00001000;
|
NV_REG32(NV32_2FUNCSEL) &= ~0x00001000;
|
||||||
NV_REG32(NV32_FUNCSEL) |= 0x00001000;
|
NV_REG32(NV32_FUNCSEL) |= 0x00001000;
|
||||||
}
|
}
|
||||||
|
|||||||
Reference in New Issue
Block a user