intel_extreme: log srcclk info, Sandy/Ivy eDP detect BIOS pipe setup and use that.
This commit is contained in:
@@ -857,6 +857,16 @@ struct intel_free_graphics_memory {
|
||||
#define INTEL_DISPLAY_PORT_C (0x4200 | REGS_SOUTH_TRANSCODER_PORT)
|
||||
#define INTEL_DISPLAY_PORT_D (0x4300 | REGS_SOUTH_TRANSCODER_PORT)
|
||||
|
||||
#define INTEL_DISP_PORTA_SNB_PIPE_SHIFT 30
|
||||
#define INTEL_DISP_PORTA_SNB_PIPE_MASK (1 << INTEL_DISP_PORTA_SNB_PIPE_SHIFT)
|
||||
#define INTEL_DISP_PORTA_SNB_PIPE_A 0
|
||||
#define INTEL_DISP_PORTA_SNB_PIPE_B 1
|
||||
#define INTEL_DISP_PORTA_IVB_PIPE_SHIFT 29
|
||||
#define INTEL_DISP_PORTA_IVB_PIPE_MASK (3 << INTEL_DISP_PORTA_IVB_PIPE_SHIFT)
|
||||
#define INTEL_DISP_PORTA_IVB_PIPE_A 0
|
||||
#define INTEL_DISP_PORTA_IVB_PIPE_B 1
|
||||
#define INTEL_DISP_PORTA_IVB_PIPE_C 2
|
||||
|
||||
#define INTEL_DISP_PORT_WIDTH_SHIFT 19
|
||||
#define INTEL_DISP_PORT_WIDTH_MASK (7 << INTEL_DISP_PORT_WIDTH_SHIFT)
|
||||
#define INTEL_DISP_PORT_WIDTH_1 0
|
||||
|
||||
Reference in New Issue
Block a user