i2p/haiku-beta6
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

added parial memory pitch programming: lowres virtual width screens can be used now.

Browse Source 
git-svn-id: file:///srv/svn/repos/haiku/haiku/trunk@13663 a95241bf-73f2-0310-859d-f6bbb57e9c96
This commit is contained in:
Rudolf Cornelissen
2005-07-13 18:57:41 +00:00
parent ea563033b2
commit 318120fe05
2 changed files with 8 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/add-ons/accelerants/via/SetDisplayMode.c
+4 -4
View File
@@ -204,7 +204,7 @@ status_t SET_DISPLAY_MODE(display_mode *mode_to_set)
si->interlaced_tv_mode = true; si->interlaced_tv_mode = true;
*/ */
/*set the display(s) pitches*/ /*set the display(s) pitches*/
// head1_set_display_pitch (); head1_set_display_pitch ();
//fixme: seperate for real dualhead modes: //fixme: seperate for real dualhead modes:
//we need a secondary si->fbc! //we need a secondary si->fbc!
// head2_set_display_pitch (); // head2_set_display_pitch ();
@@ -217,11 +217,11 @@ status_t SET_DISPLAY_MODE(display_mode *mode_to_set)
{ {
case DUALHEAD_ON: case DUALHEAD_ON:
case DUALHEAD_SWITCH: case DUALHEAD_SWITCH:
// head1_set_display_start(startadd,colour_depth1); head1_set_display_start(startadd,colour_depth1);
// head2_set_display_start(startadd_right,colour_depth2); // head2_set_display_start(startadd_right,colour_depth2);
break; break;
case DUALHEAD_CLONE: case DUALHEAD_CLONE:
// head1_set_display_start(startadd,colour_depth1); head1_set_display_start(startadd,colour_depth1);
// head2_set_display_start(startadd,colour_depth2); // head2_set_display_start(startadd,colour_depth2);
break; break;
} }
@@ -291,7 +291,7 @@ status = B_OK;
// head1_mode(colour_mode,1.0); // head1_mode(colour_mode,1.0);
/* set the display pitch */ /* set the display pitch */
// head1_set_display_pitch(); head1_set_display_pitch();
/* tell the card what memory to display */ /* tell the card what memory to display */
head1_set_display_start(startadd,colour_depth1); head1_set_display_start(startadd,colour_depth1);
src/add-ons/accelerants/via/engine/crtc.c
+4 -6
View File
@@ -578,21 +578,19 @@ status_t eng_crtc_dpms_fetch(bool *display, bool *h, bool *v)
status_t eng_crtc_set_display_pitch() status_t eng_crtc_set_display_pitch()
{ {
uint32 offset; uint16 offset;
LOG(4,("CRTC: setting card pitch (offset between lines)\n")); LOG(4,("CRTC: setting card pitch (offset between lines)\n"));
/* figure out offset value hardware needs */ /* figure out offset value hardware needs */
offset = si->fbc.bytes_per_row / 8; offset = si->fbc.bytes_per_row >> 3;
LOG(2,("CRTC: offset register set to: $%04x\n", offset)); LOG(2,("CRTC: offset register set to: $%04x\n", offset));
/* enable access to primary head */
set_crtc_owner(0);
/* program the card */ /* program the card */
// fixme: lowbyte register may not be programmed with value 0xff. Prevent that...
CRTCW(PITCHL, (offset & 0x00ff)); CRTCW(PITCHL, (offset & 0x00ff));
CRTCW(REPAINT0, ((CRTCR(REPAINT0) & 0x1f) | ((offset & 0x0700) >> 3))); //fixme: there is a high-byte register somewhere that needs to be pgm'd!!!
return B_OK; return B_OK;
} }