i2p/haiku-beta6
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ahci: Whitespace and line length cleanup only.

Browse Source
This commit is contained in:
Michael Lotz
2015-08-30 10:50:32 +02:00
parent 8f3d6d192f
commit d316ccc7e3
1 changed files with 69 additions and 64 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/add-ons/kernel/busses/scsi/ahci/ahci_defs.h
+10 -5
View File
@@ -38,7 +38,8 @@ enum {
CAP_PMD = (1 << 15), // PIO Multiple DRQ Block CAP_PMD = (1 << 15), // PIO Multiple DRQ Block
CAP_SSC = (1 << 14), // Slumber State Capable CAP_SSC = (1 << 14), // Slumber State Capable
CAP_PSC = (1 << 13), // Partial State Capable CAP_PSC = (1 << 13), // Partial State Capable
CAP_NCS_MASK = 0x1f, // Number of Command Slots (zero-based number) CAP_NCS_MASK = 0x1f, // Number of Command Slots
// (zero-based number)
CAP_NCS_SHIFT = 8, CAP_NCS_SHIFT = 8,
CAP_CCCS = (1 << 7), // Command Completion Coalescing Supported CAP_CCCS = (1 << 7), // Command Completion Coalescing Supported
CAP_EMS = (1 << 6), // Enclosure Management Supported CAP_EMS = (1 << 6), // Enclosure Management Supported
@@ -73,7 +74,8 @@ enum {
INT_SDB = (1 << 3), // Set Device Bits Interrupt/Enable INT_SDB = (1 << 3), // Set Device Bits Interrupt/Enable
INT_DS = (1 << 2), // DMA Setup FIS Interrupt/Enable INT_DS = (1 << 2), // DMA Setup FIS Interrupt/Enable
INT_PS = (1 << 1), // PIO Setup FIS Interrupt/Enable INT_PS = (1 << 1), // PIO Setup FIS Interrupt/Enable
INT_DHR = (1 << 0), // Device to Host Register FIS Interrupt/Enable INT_DHR = (1 << 0), // Device to Host Register FIS
// Interrupt/Enable
}; };
typedef struct { typedef struct {
@@ -92,7 +94,8 @@ typedef struct {
typedef struct { typedef struct {
uint32 clb; // Command List Base Address (alignment 1024 byte) uint32 clb; // Command List Base Address
// (alignment 1024 byte)
uint32 clbu; // Command List Base Address Upper 32-Bits uint32 clbu; // Command List Base Address Upper 32-Bits
uint32 fb; // FIS Base Address (alignment 256 byte) uint32 fb; // FIS Base Address (alignment 256 byte)
uint32 fbu; // FIS Base Address Upper 32-Bits uint32 fbu; // FIS Base Address Upper 32-Bits
@@ -195,7 +198,8 @@ enum {
enum { enum {
CAP2_DESO = (1 << 5), // DevSleep Entrance from Slumber Only CAP2_DESO = (1 << 5), // DevSleep Entrance from Slumber Only
CAP2_SADM = (1 << 4), // Supports Aggressive Device Sleep Management CAP2_SADM = (1 << 4), // Supports Aggressive Device Sleep
// Management
CAP2_SDS = (1 << 3), // Supports Device Sleep CAP2_SDS = (1 << 3), // Supports Device Sleep
CAP2_APST = (1 << 2), // Automatic Partial to Slumber Transitions CAP2_APST = (1 << 2), // Automatic Partial to Slumber Transitions
CAP2_NVMP = (1 << 1), // NVMHCI Present CAP2_NVMP = (1 << 1), // NVMHCI Present
@@ -246,7 +250,8 @@ typedef struct {
uint16 c : 1; // Clear Busy upon R_OK uint16 c : 1; // Clear Busy upon R_OK
uint16 : 1; uint16 : 1;
uint16 pmp : 4; // Port Multiplier Port uint16 pmp : 4; // Port Multiplier Port
uint16 prdtl; // physical region description table length; uint16 prdtl; // physical region description table
// length;
} _PACKED; } _PACKED;
uint32 prdtl_flags_cfl; uint32 prdtl_flags_cfl;
} _PACKED; } _PACKED;