i2p/haiku-beta6
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

arm64: Implement VMSAv8TranslationMap::Protect in terms of ProcessRange.

Browse Source 
Change-Id: I2825d265fec69c2ae033ee09ff0ead9b098a7ca9
Reviewed-on: https://review.haiku-os.org/c/haiku/+/8160
Tested-by: Commit checker robot <[email protected]>
Reviewed-by: Fredrik Holmqvist <[email protected]>
This commit is contained in:
Owen Anderson
2024-09-01 22:48:50 +00:00
committed by waddlesplash
parent 744bdd7337
commit f73ff202af
1 changed files with 18 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/system/kernel/arch/arm64/VMSAv8TranslationMap.cpp
+18 -3
View File
@@ -801,7 +801,7 @@ status_t
VMSAv8TranslationMap::Protect(addr_t start, addr_t end, uint32 attributes, uint32 memoryType) VMSAv8TranslationMap::Protect(addr_t start, addr_t end, uint32 attributes, uint32 memoryType)
{ {
ThreadCPUPinner pinner(thread_get_current_thread()); ThreadCPUPinner pinner(thread_get_current_thread());
uint64_t attr = GetMemoryAttr(attributes, memoryType, fIsKernel);
size_t size = end - start + 1; size_t size = end - start + 1;
uint64_t pageMask = (1UL << fPageBits) - 1; uint64_t pageMask = (1UL << fPageBits) - 1;
@@ -811,8 +811,23 @@ VMSAv8TranslationMap::Protect(addr_t start, addr_t end, uint32 attributes, uint3
ASSERT((size & pageMask) == 0); ASSERT((size & pageMask) == 0);
ASSERT(ValidateVa(start)); ASSERT(ValidateVa(start));
uint64_t attr = GetMemoryAttr(attributes, memoryType, fIsKernel); ProcessRange(fPageTable, 0, start & vaMask, size, nullptr,
MapRange(fPageTable, fInitialLevel, start & vaMask, 0, size, VMAction::SET_ATTR, attr, NULL); [=](uint64_t* ptePtr, uint64_t effectiveVa) {
// We need to use an atomic compare-swap loop because we must
// need to clear somes bits while setting others.
while (true) {
uint64_t oldPte = atomic_get64((int64_t*)ptePtr);
uint64_t newPte = oldPte & ~kPteAttrMask;
newPte |= attr;
if ((uint64_t)atomic_test_and_set64((int64_t*)ptePtr, newPte, oldPte) == oldPte) {
asm("dsb ishst"); // Ensure PTE write completed
if ((oldPte & kAttrAF) != 0)
FlushVAFromTLBByASID(effectiveVa);
break;
}
}
});
return B_OK; return B_OK;
} }