radeon_hd: slight adjustment to PLL choosing on DP

This commit is contained in:
Alexander von Gluck IV
2012-08-14 19:58:08 -05:00
parent 51014b9eb6
commit baa7999a48
+4 -4
View File
@@ -942,15 +942,15 @@ pll_pick(uint32 connectorIndex)
return B_OK;
} else if (info.dceMajor >= 4) {
if (connector_is_dp(connectorIndex)) {
if (info.dceMajor >= 6) {
if (gInfo->dpExternalClock) {
pll->id = ATOM_PPLL_INVALID;
return B_OK;
} else if (info.dceMajor >= 6) {
pll->id = ATOM_PPLL1;
return B_OK;
} else if (info.dceMajor >= 5) {
pll->id = ATOM_DCPLL;
return B_OK;
} else if (gInfo->dpExternalClock) {
pll->id = ATOM_PPLL_INVALID;
return B_OK;
}
}
pll->id = ATOM_PPLL1;